## **PCT**

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau





## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup>: C23C 16/24, 16/50, H01L 21/00, C23C 16/44

(11) International Publication Number:

WO 98/28463

(43) International Publication Date:

2 July 1998 (02.07.98)

(21) International Application Number:

PCT/EP97/07195

(22) International Filing Date:

18 December 1997 (18.12.97)

(30) Priority Data:

1004886

23 December 1996 (23.12.96) NL

(71) Applicant (for all designated States except US): DEBYE IN-STITUUT, UNIVERSITEIT UTRECHT [NL/NL]; Princetonplein 5, NL-3584 CC Utrecht (NL).

(72) Inventors; and

- (75) Inventors/Applicants (for US only): MEILING, Hans [NL/NL]; Parklaan 76, NL-3722 BG Bilthoven (NL). SCHROPP, Rudolf, Emmanuel, Isidore [NL/NL]; Rosariumlaan 15, NL-3972 GE Driebergen-Rijsenburg (NL).
- (74) Agent: DUXBURY, Stephen; Arnold & Siedsma, Sweelinckplein 1, NL-2517 GK The Hague (NL).


(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

#### **Published**

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: SEMICONDUCTING DEVICES AND METHOD OF MAKING THEREOF



(57) Abstract

The invention relates to a process for providing a semiconducting device comprising the steps of depositing a semiconducting layer onto a substrate by means of heating a gas to a predetermined, dissociation temperature so that the gas dissociates into fractions, whereby these fractions subsequently condense on the substrate to build up a semiconducting layer.

## FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	Prance	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	LT	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LĮ	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

## SEMICONDUCTING DEVICES AND METHOD OF MAKING THEREOF

The present application relates to a process for providing semiconducting devices, in particular transistors and solar cells and to the devices obtainable by such a process.

Semiconducting devices have a wide variety of applications. For example thin film transistors, TFTs incorporating amorphous silicon or polycrystalline silicon are employed as current switching devices in applications such as the active matrix of liquid crystal displays.

A thin-film transistor 40 (figure 3) is in its most simple form a three-terminal device, i.e. it has three separate metal contacts.

An example of the TFT composition is as

15 follows: a flat wafer 42 made of highly doped crystalline silicon is thermally oxidized on one face. The oxide layer 44 is a non-conducting or insulating layer.

Alternative materials, including but not limited to silicon nitride or silicon oxy-nitride, can also function

- 20 as the insulator. On the opposing face of the wafer a metal contact is applied, the gate contact 46. Then a semiconducting material, e.g. poly-crystalline silicon or silicon or hydrogenated amorphous silicon ( $\alpha$ -Si:H), is applied to the side of the wafer where the insulator is
- 25 present 48. On top of this semiconducting layer 48 a second silicon layer 50, which contains dopant atoms such as phosphorus or boron, is applied. Then on top of this, two metal contacts for the source 52 and drain 54 are applied adjacent to each other with a set and fixed
- 30 distance between them. The highly conductive lastly applied silicon layer is removed from between the source and drain contacts, hence creating a semi-insulating path between these contacts.

When a voltage is applied to the gate contact a highly conductive sublayer is created in the semiconductor, parallel to and spatially adjacent to the interface of the insulator and semiconductor. This layer is called the channel of the TFT and is typically 50 Ångstrom to 200 Ångstrom thick. The effect of enhanced conductivity upon application of a voltage to the gate electrode is the field effect. When an electric field is present between the source and drain, current conduction through the TFT takes place from the source to the interface, then laterally along the interface if a voltage is applied to the gate, and out perpendicular to the said interface through the drain.

In thin-film transistors based on hydrogenated
amorphous silicon, a shift to higher voltages at the
onset of current conduction (the threshold voltage) is
commonly observed upon prolonged application of a
positive voltage to the gate terminal of the device. Also
a deterioration of the subthreshold slope is observed.

20 When a negative voltage is applied, a shift of the threshold voltage is also observed.

Conventional techniques for depositing a semiconducting layer onto a substrate include the so-called radiofrequency glow discharge technique at 13.56 MHz (a form of plasma enhanced chemical vapour deposition) and also at higher excitation frequencies in the range of 13.56 MHz to 150 MHz.

A problem of  $\alpha$ -Si:H in electronic devices such as solar cells, diodes, and TFTs, is its metastable 30 behavior upon application of a continuous voltage to one of the electrodes or to the gate electrode of TFTs and upon illumination with light.

For example in flat screen televisions comprising an active matrix, where the screens consist of 35 a number of pixels, each pixel has a transistor which can be switched on and off to allow light to pass through, whereby the clarity of the image can be controlled. Transistors incorporating  $\alpha$ -Si:H as the semiconducting

material exhibit an increase in gate threshold voltage to achieve the same current, sometimes after only a half hour.

Furthermore, light illumination of a solar cell 5 causes the creation of electronic defects which results in deteriation of the device performance.

These effects are reversible, for instance when the device is heated to about 150°C, the original device characteristics can be re-obtained. However this heat

10 treatment is neither a practical nor economical solution for the many applications comprising these devices.

In thin film transistors incorporating an α-Si:H semiconducting layer, the creation of electronic defects is caused by a continuous voltage applied to the gate contact. A shift in the gate voltage at the onset of current conduction, the so-called threshold voltage, is generally observed, even after only a few minutes of gate voltage application. This means that after several minutes of operation, a higher voltage is required to

- 20 turn on the transistor, which results in the unwanted effect of drift in the operational characteristics. This effect is illustrated in figures 4 and 7. In figure 4 the characteristics are shown for a TFT with the  $\alpha$ -Si:H deposited at 50 MHz, in figure 7 those for a 13.56 MHz
- 25 TFT. The curves are for "as deposited", after 1.5 h stress, and after 2.5 h stress, respectively.

An object of the present invention is to provide improved semiconductor devices.

According to a first aspect the present 30 invention provides a process for providing a semiconducting device comprising the steps of:

- depositing a semiconducting layer onto a substrate by means of heating a gas to a predetermined, dissociation temperature so that the gas dissociates

35 whereby fractions thereof condense on the substrate to build up a semiconducting layer.

The inventors have found that depositing a semiconducting layer onto a substrate in this manner

yields a semiconducting device which exhibits substantially no shift in threshold voltage upon gate voltage application.

According to a further aspect of the present 5 invention there is provided a device, in particular being a transistor, said device having a substantially consistent gate voltage and a saturation mobility  $\mu$ , in the range of about 0.001 to about 100, for example about 0.001 to about 10 and most preferably from about 0.1 to about 1.00 cm<sup>2</sup>/V.s..

According to yet another aspect of the present invention, there is provided a device comprising a substantially exclusive polycrystalline Si:H or a polycrystalline and amorphous Si:H layer, said device 15 having a substantially consistent gate voltage and a saturation mobility lying in the range of about 0.001-1000, for example 0.001 to 500 cm²/V.s..

Although exhibiting a similar saturation mobility to TFT's according to the present invention,
20 conventional TFT's still suffer from dramatically increasing threshold voltages during their working lives.

According to another aspect of the present invention, there is provided a semiconducting device obtainable according to the above process.

According to a further aspect of the present invention there is provided a vacuum chamber for carrying out the above process.

The present invention will be further elucidated by way of the following description, specific 30 example and figures, wherein:

figure 1 shows a representation of a conventional method for depositing semiconducting layers;

figure 2 schematically shows a deposition chamber with the hot filament assembly according to the 35 present invention;

figure 3 shows a schematic cross-section of a thin film transistor;

figures 4-7 show graphs of the shift in threshold voltage in time of thin film transistors obtained according to the known method; and

figure 8 shows a graph of the source drain 5 current versus the gate voltage for a thin film transistor obtained according to the present invention.

 $\alpha\textsc{-Si:H}$  based thin film transistors are usually currently made using the radiofrequency plasma enhanced chemical vapour deposition (PECVD) method, in the

- 10 following way. Between two metallic plates 2, 4 (figure 1) separated typically by 1-5 cm, a silicon containing gas S is dissociated by an alternating electric field. The plates 2, 4 are enclosed in a vacuum vessel 6. The electric field is generated by a radiofrequency generator
- 15 8 and the voltage signal typically has a frequency in the range of about 13.56 million to 150 million Hz. The radiofrequency power usually is limited to ≤50 watts depending on the size of the substrate 10. On forming a semiconducting layer on the substrate 10, the silicon
- 20 containing gas is guided into the vacuum vessel 6, and the radiofrequency is switched on. The substrate is heated to around 220°C, whereby the flow of the silicon containing gas is usually 30 standard cm³/minute (sccm) and wherein a pressure of 0.1 to 0.5 millibar exists in 25 the vessel 6.

Figures 4-7 show standard drain current versus gate voltage shift for thin film transistors obtained according to this known method.

### 30 Key to figures 4-7

--

drain current versus gate

35 **-▼**-

WO 98/28463 PCT/EP97/07195

6

-0-	
-0-	drain current versus
	gate voltage, at $t = 1\frac{1}{2}$ hours
-\$	after start of the gate voltage stress
5 -⊽-	
	drain current versus
	gate voltage at t = 2½ hours
	after start of the gate voltage stress
10	

# Substrate pretreatment and semiconducting film deposition according to the present invention

A deposition chamber 24 (figure 2) according to 15 the present invention, comprises a gas inlet 25, two filament wires 30, a displaceable shutter element 28, a thermocouple 26, a heater 22 and a gas outlet 32 connected to a pump for pumping the gas out of the chamber.

A substrate, for example a thermally oxidized silicon wafer 20, can be arranged between the shutter and the heating element.

The thermally oxidized wafer 20 (oxide thickness is approximately 200 nanometer) is in the 25 proximity of a heater 22 in a vacuum vessel 24. The heater 22 of the system is set to its process temperature, typically in the range of 100 °C to 600 °C and is connected to a thermocouple 26. A shutter 28 protecting the wafer 20 from contamination and from the 30 heat of a tungsten filament 30 remains spatially inbetween the filament 30 and the wafer 20. When the wafer has reached its process temperature, the tungsten filament 30 is turned on by applying an AC or DC voltage to its terminals. Typically, an AC voltage of 10-220 Volt 35 and a current in the range of 10 Ampere to 20 Ampere is used, depending on, e.g., the length of the said filament. The temperature of the filament then is in the range of 1600 °C to 2000 °C. For at least 45 minutes the

whole system remains in this condition to stabilize the wafer temperature and the temperature of all other mechanical components in the vessel. Subsequently, hydrogen gas, H<sub>2</sub>, is admitted to the vacuum vessel 24, the 5 shutter 20 is then removed from between the filament 30 and wafer 20, and the system remains in this situation for at least 1 minute, preferably 15 minutes. The H<sub>2</sub> is dissociated into hydrogen atoms. The shutter 20 is closed and the H<sub>2</sub> gas flow is turned off. Subsequently a silicon-carrying gas, preferably silane, or gas mixture is admitted to the vacuum vessel 24 through gas inlet 25. After re-opening the shutter 28, now through dissociation of the silicon-carrying gas along the hot filament the actual deposition takes place of the semiconducting

15 material that forms the channel region of the TFT.

It was surprisingly found by the inventors that by periodically isolating the substrate by means of opening and closing the shutter, a TFT with a consistent gate voltage and a desired saturation mobility was

20 obtained. An advantage of a good saturation mobility is that the electrons can transfer at a higher rate, to yield more responsive TFT's.

The range in which the main deposition parameters are set are typically the following. Wafer 25 temperature between 200 and 600°C, silane gas flow between 20 standard cm³/minute and 150 standard cm³/minute, vessel pressure between 15 microbar and 500 microbar, and the temperature of the tungsten filament between 1600°C and 2000°C. Typically, it takes 2.5 30 minutes to form the α-Si:H layer.

Since the deposition temperature of the subsequent highly doped semiconducting layer is lower than that of the first semiconducting layer, the sample needs to cool down. The cooling of the sample is done with a continuous silane flow present through the vacuum vessel for about 15 minutes, with the filament turned off. The silane flow is used to prevent hydrogen atoms

from desorbing form the grown  $\alpha\text{-Si:H}$  film during the cooling.

After reaching the appropriate temperature, but prior to the deposition of the highly doped 5 semiconducting layer, H, gas is admitted to the vessel 24 and a plasma is created for at least 1 minute, but preferably for 3 minutes. In order to make this possible, the vessel 24 is equipped with a radio frequency electrode 31 and radio frequency generator 33 in addition 10 to the hot-filament assembly. The purpose of this plasma treatment is to passivate the surface dangling bonds and subsurface defects that remain in the deposited film after the silane gas treatment during cool down. The treatment with a H, plasma results in a good-quality, low 15 resistance, electrical contact between the just deposited semiconducting layer and the subsequently highly doped semiconducting layer. After this treatment the sample is transported in vacuum to another vacuum vessel with methods known to those skilled in the art. In this next 20 vessel the highly doped semiconducting layer is formed

#### Experimental

#### Example 1:

35

- 25 Parameter settings:
  - filament temperature, 1750°C,
  - pressure, 20 microbar,
  - substrate temperature, 430°C,
  - gas flow, 90 standard cm<sup>3</sup>/minute.
- 30 The following procedure was followed:
  - Sample loaded in the process chamber 17:00 p.m.

with a conventional 13.56 MHz glow discharge (not shown).

- Filaments turned on (shutter closed): 9:30 a.m. next day
- H<sub>2</sub> flow on, open shutter @ 10:15 a.m. for 15 minutes, close shutter
- H<sub>2</sub> flow off, SiH<sub>4</sub> flow on @ 10:30 a.m., open shutter
- $SiH_4$  flow on for 2 minutes and 30 seconds, close

10

shutter

- Then filaments turned off
- Then 15 minutes continuous 40 sccm SiH flow
- $SiH_4$  turned off, 20 sccm  $H_2$  flow turned on
- Then rf turned on for 3 minutes (H2 plasma)
- Then chamber evacuated & sample transport to chamber for highly doped silicon deposition
- Then  $n^{\star}$  deposition for 11 minutes and 40 seconds
- Then sample taken out and put in Aluminum evaporator
- With conventional techniques the aluminum source
   (S), and drain (D) contacts were made and through conventional etch procedures the n\* was removed from in between S & D.
- The TFT obtained according to this experimental data yielded the current vs potential difference graph of figure 8.

Various data recorded during the growth of these TFT layers is shown in table 1 below.

Table 1

Table 1						
			TFT			
Run # P1251					Projec	t: KNAW
Date: 13-09-	-1996				Purpos TFT	e: HW
Substrates:	wafer	no. 19			Cleani	ng: -
Lamps [min]	: 5				Operat	or: KW
Layer type		i'		<u> </u>		n
MPZ#	4	4	4	4		3
El.distance [mm]	30x40	30x40	30x40	~40		22
Preheat	night +4	5min with	wires on			Zero H55
Prepressure [Torr]	6E-07					8E-09
Deposition time	15'	2'30"	15'	3'		11'40"
Est. thickness [nm]		250	-	-		50
flow Silane		90	40			40
flow Hydrogen	20			20		
flow Methane						
flow TMB						
flow Phosphine						11
flow						
Pressure [microbar]	20	20	20	700		400
Temperature (°C)	450	450	450->440	440		230 HT
Generator used				RFA	a	RFA
Power [W]				3		3
Refl. power [W]				0.2		0.3
Pot. position				1.00		1.01
Frequency [MHz]				13.56		13.56
Load				49		47
Tune				12	<u>.                                    </u>	12
DC bias [V]				-16		-11
Voltage [V]	16.5					
Current [A]	14	14	0			
	Date: 13-09  Substrates: Lamps [min]  Layer type MPZ# El.distance [mm] Preheat Prepressure [Torr] Deposition time Est. thickness [nm] flow Silane flow Hydrogen flow Methane flow TMB flow Phosphine flow Pressure [microbar] Temperature (°C) Generator used Power [W] Refl. power [W] Pot. position Frequency [MHz] Load Tune DC bias [V]	Run # P1251 Date: 13-09-1996  Substrates: wafer Lamps [min]: 5  Layer type MPZ# 4 El.distance [mm] 30x40 Preheat night +4 Prepressure [Torr] 6E-07 Deposition time 15' Est. thickness [nm] - flow Silane flow Hydrogen 20 flow Methane flow TMB flow Phosphine flow Pressure [microbar] 20 Temperature (°C) 450 Generator used Power [W] Refl. power [W] Pot. position Frequency [MHz] Load Tune DC bias [V]  Voltage [V] 16.5	Run # P1251  Date: 13-09-1996  Substrates: wafer no. 19  Lamps [min]: 5  Layer type   i'   MPZ#   4   4   El.distance [mm]   30x40   30x40   Preheat   night +45min with   Prepressure [Torr]   6E-07   Deposition time   15'   2'30"   Est. thickness [nm]   -   250   flow Silane   90   flow Hydrogen   20     flow TMB       flow Phosphine     flow Pressure [microbar]   20   20   Temperature (°C)   450   450   Generator used   Power [W]   Pot. position   Frequency [MHz]   Load   Tune   DC bias [V]   Voltage [V]   16.5	Run # P1251	Run # P1251	Run # P1251

The mobility in the TFT saturation regime was determined by measuring the source-drain current  $I_s$  while, at all items during the measurement, the source-drain voltage  $V_s$  was kept equal to the gate voltage  $V_g(V_s=V_g)$ . 5 Then  $I_s$  was approximated by

$$I_{s} = \frac{W}{\mu_{s}C_{i}(V_{g}-V_{t})^{2}}$$

10

with W the channel width, L the channel length,  $\mu_{\rm s}$  the saturation mobility,  $C_{\rm i}$  the gate insulator capacitance, and  $V_{\rm t}$  the threshold voltage. The square-root of  $I_{\rm s}$  was then plotted versus  $V_{\rm g}$ . From the slope of a linear fit to the straight part of this curve it was calculated, before gate bias stress, that  $\mu_{\rm s} = 0.75 \pm 0.05$  cm²/V·s whereas the abscissa was equal to  $V_{\rm t} = 7.8 \pm 0.3$  V. After +25V gate bias 20 stress for 2.5 h the threshold voltage remained unchanged. The high value of  $\mu_{\rm s}$  indicated the high quality of this transistor.

Conventional state-of-the-art PECVD  $\alpha$ -Si:H TFTs typically have  $\mu_s$ =0.4-0.8 cm²/V·s and a comparable V<sub>t</sub> when 25 SiO<sub>2</sub> is used as the gate dielectric. After similar gate bias stress conventional TFTs typically show a threshold voltage shift of +2 V or larger.

#### Polycrystalline silicon TFTs

30 Using the same preparation method of the substrate, hydrogenated polycrystalline silicon, poly-Si:H layers were made, by simply changing the deposition parameters. Multi-layer structures were also made in which the initial phase of the growth on the SiO<sub>2</sub>
35 substrate was amorphous, which was then followed by formation of crystals with a preferred orientation perpendicular to the substrate's surface according to the present invention. Examples 2 and 3, below illustrate these.

#### Example 2

The following parameters were used to obtain poly-Si:H TFTs, with an amorphous incubation layer at the interface with the SiO<sub>3</sub>:

5  $T_{\rm wire}$ =1900°C ,  $T_{\rm set}$ =648°C (resulting in a pre-deposition substrate temperature of 430°C),  $\phi$ SiH<sub>4</sub>=10 sccm,  $\phi$ H<sub>2</sub>=150 sccm, p=100 microbar.

For these TFTs a saturation mobility  $\mu_{\rm s}$  of 1.10±0.03 cm²/V·s was calculated and a threshold voltage 10  $V_{\rm t}$  of 6.6±0.3 V. Within the experimental error, no threshold voltage shift was observed after 65h of gate bias stress.

#### Example 3

The following parameters were used to obtain purely intrinsic poly-Si:H without an amorphous incubation layer:

 $T_w=1830\,^{\circ}\text{C},\ T_{\text{set}}=648\,^{\circ}\text{C}$  (resulting in a pre-deposition substrate temperature of 430 °C),  $\phi\text{SiH}_4=0.8$  sccm,  $\phi\text{H}_2=150$  20 sccm, p=100 microbar.


In TFTs which incorporate this material a saturation mobility  $\mu_{\rm s}$  between 2 and 100 cm<sup>2</sup>/V·s can be obtained. Since the channel region has no amorphous nature, after gate bias stress a threshold voltage shift 25 is not to be expected.


#### CLAIMS

- 1. Process for providing a semiconducting device comprising the steps of:
- depositing a semiconducting layer onto a substrate by means of heating a gas to a predetermined,
  dissociation temperature so that the gas dissociates into fractions, whereby these fractions subsequently condense on the substrate to build up a semiconducting layer.
  - 2. Process according to claim 1 wherein the gas is heated by heat radiating from a heating element.
- 3. Process according to claim 2 wherein the heating element comprises a tungsten element.
  - 4. Process according to any of the preceding claims, wherein the carrier is a silicon wafer.
- 5. Process according to claim 4, wherein the 15 silicon wafer is thermally oxidized.
  - 6. Process according to any of the claims 1-3, wherein the carrier is made of glass.
  - 7. Process according to any of the previous claims, wherein the gas is a silicon containing gas.
- 8. Process according to claim 7, wherein the silicon containing gas comprises silane.
  - 9. Process according to any of the previous claims wherein the gas is heated to a temperature in the range of 500-3000°C, preferably 1600-2000°C and
- 25 especially in the case of tungsten most preferably to a temperature of about 1750 °C.
- 10. Process according to any of the previous claims, wherein the substrate is pretreated with a treatment gas before deposition of the semiconducting 30 layer is carried out.
  - 11. Process according to claim 10, wherein the pretreatment gas comprises hydrogen.


- 12. Process according to any of the preceding claims wherein the substrate is periodically isolated from the heating element, and/or the silicon containing 5 gas, and/or the pretreatment gas.
  - 13. Process according to any of the previous claims, carried out in a vacuum vessel.
- 14. Process according to any of the previous claims, carried out at a pressure greater than 10<sup>-6</sup>
   millibar, preferably at a pressure between 15 and 500 microbar, most preferably at a pressure of 20 microbar.
- 15. Process according to any of the previous claims, wherein the gas is guided through the vacuum vessel at a rate of between 20 and 150 standard cm³/minute and most preferably with a gas flow of 90 standard cm³/minute.
- 16. Process according to any of the previous claims, wherein the substrate is heated to a temperature of between 200 and 600°C, preferably to a temperature of 20 between 400 and 450°C and most preferably to a temperature of 430°C.
  - 17. Process according to any of the previous claims, wherein following deposition of the semiconducting layer, the device is cooled.
- 25 18. Process according to claim 17 wherein the device is cooled by guiding silane gas through the vacuum vessel.
- 19. Process according to claim 17 or 18, whereafter a highly doped semiconducting layer is 30 deposited on the semiconducting layer.
  - 20. Process according to claim 19, wherein the highly doped semiconducting layer is deposited by means of radiofrequency glow discharge.
- 21. Process according to claim 20, wherein 35 prior to the deposition of the highly doped semiconducting layer, the surface bonds of the deposited semiconducting layer are passivated, preferably by treating these with H<sub>2</sub> plasma.

- 22. Device, in particular being a transistor, said device having a substantially consistent gate voltage and a saturation mobility  $\mu$ , in the range of about 0.001 to about 100, for example about 0.001 to 5 about 10 and most preferably from about 0.1 to about 1.00 cm<sup>2</sup>/V.s..
- 23. Device obtainable according to the process according to any of the claims 1-21, which device has a substantially consistent gate voltage and having a 10 saturation mobility in the range of about 0.001 to about 100, for example about 0.001 to about 10 and most preferably from about 0.1 to about 1.00 cm<sup>2</sup>/V.s..
- 24. Device comprising a substantially exclusive polycrystalline Si:H or a polycrystalline and amorphous 15 Si:H layer, said device having a substantially consistent gate voltage and a saturation mobility lying in the range of about 0.001-1000, for example 0.001 to 500 cm<sup>2</sup>/V.s..
- 25. Vacuum chamber for carrying out the process according to any of the claims 1-21, comprising a gas 20 inlet, a gas outlet, a gas heating element, and a substrate heater.
  - 26. Vacuum chamber according to claim 24, further comprising a shutter element arrangeable between the gas heating element and a substrate.
- 25 27. Vacuum chamber according to claim 25 or 26, further comprising a radiofrequency electrode for plasma enhanced chemical vapor deposition.





3/3



A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 C23C16/24 C23C16/50 H01L21/00 C23C16/44

According to International Patent Classification(IPC) or to both national classification and IPC

#### **B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  $IPC \ 6 \ C23C$ 

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS	CONSIDERED	TO BE	RELEVANT

Category <sup>2</sup>	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	MEILING H ET AL: "Stability of hot-wire deposited amorphous-silicon thin-film transistors"  APPLIED PHYSICS LETTERS, 19 AUG. 1996, AIP, USA,	1-5,7,8, 10,11, 13-17, 22,23
	vol. 69, no. 8, ISSN 0003-6951, pages 1062-1064, XP000626137	
Y	see the whole document	6,18-21
X	US 4 237 151 A (STRONGIN MYRON ET AL) 2 December 1980	1,2,4, 6-9,13, 14,16,17
	see the whole document	11,10,17
Y	US 4 747 077 A (HOCKLEY PETER J ET AL) 24 May 1988 see example 1	6,18
	·	
	<b>-</b> /	

χ Patent family members are listed in annex.

\* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publicationdate of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed
- "" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of theinternational search

Date of mailing of the international search report

8 May 1998

1

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (-431-70) 340-2040, Tx. 31 651 epo ni,
Fax: (+31-70) 340-3016

Ekhult, H

Authorized officer

15/05/1998

Form PCT/ISA/210 (second sheet) (July 1992)

C.(Continu	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	101/11 3//0/193
Category :	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5 281 546 A (POSSIN GEORGE E ET AL) 25 January 1994 see claim 1	19-21
X	PATENT ABSTRACTS OF JAPAN vol. 013, no. 423 (C-638), 20 September 1989 & JP 01 162769 A (FUJITSU LTD), 27 June	25,27
Υ	1989,   see abstract	26
X	DE 43 33 416 A (SCHWARZ REINHARD DR) 6 April 1995 see claims 1-5	1,12
X	DOYLE R ET AL: "Production of high-quality amorphous silicon films by evaporative silane surface decomposition" JOURNAL OF APPLIED PHYSICS, 15 SEPT. 1988, USA, vol. 64, no. 6, ISSN 0021-8979, pages 3215-3223, XP000097188 see paragraph 2	25,26
x	KIKUO ONO ET AL: "INVERSE-STAGGERED POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS FABRICATED BY EXCIMER LASER IRRADIATION" ELECTRONICS & COMMUNICATIONS IN JAPAN, PART II - ELECTRONICS, vol. 76, no. 12, December 1993, pages 40-46, XP000468568 see figures 3,7	24
(	EP 0 687 753 A (SUMITOMO ELECTRIC INDUSTRIES LIMITED) 20 December 1995 see column 5, line 41 - line 56	26



iniormation on patent family members

Inter anal Application No PCT/EP 97/07195

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4237151 A	02-12-80	NONE	
US 4747077 A	24-05-88	CA 1216376 A EP 0152689 A WO 8502709 A JP 61500696 T	06-01-87 28-08-85 20-06-85 10-04-86
US 5281546 A	25-01-94	NONE	~~~~~~
DE 4333416 A	06-04-95	DE 4345229 A WO 9509435 A WO 9509443 A EP 0721656 A JP 9508236 T	06-04-95 06-04-95 06-04-95 17-07-96 19-08-97
EP 0687753 A	20-12-95	JP 7330489 A	19-12-95